An analysis of dynamic scheduling techniques for symbolic applications
- 1 January 1993
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
VLIW processors are viewed as an attractive way of achieving instruction-level parallelism because of their ability to issue multiple operations per cycle with relatively simple control logic. They are also perceived as being of limited interest as products because of the problem of object code compatibility across processors having different hardware latencies and varying levels of parallelism. The author introduces the concept of delayed split-issue and the dynamic scheduling hardware which, together, solve the compatibility problem for VLIW processors and, in fact, make it possible for such processors to use all of the interlocking and scoreboarding techniques that are known for superscalar processors.<>Keywords
This publication has 15 references indexed in Scilit:
- An IBM second generation RISC processor architecturePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A processor architecture for HorizonPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A high speed superscalar PA-RISC processorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- The cydra 5 minisupercomputer: Architecture and implementationThe Journal of Supercomputing, 1993
- The Cydra 5 departmental supercomputer: design philosophies, decisions, and trade-offsComputer, 1989
- Implementing precise interrupts in pipelined processorsIEEE Transactions on Computers, 1988
- A VLIW architecture for a trace scheduling compilerIEEE Transactions on Computers, 1988
- The ZS-1 central processorACM SIGARCH Computer Architecture News, 1987
- Instruction issue logic for high-performance, interruptable pipelined processorsPublished by Association for Computing Machinery (ACM) ,1987
- An Approach to Scientific Array Processing: The Architectural Design of the AP-120B/FPS-164 FamilyComputer, 1981