A fault-tolerant mapping scheme for a configurable multiprocessor system
- 1 February 1989
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. 38 (2) , 227-237
- https://doi.org/10.1109/12.16499
Abstract
A fault-tolerant mapping scheme for a configurable multiprocessor system using multistage interconnection networks is presented. By adapting its interprocessor connections, the multiprocessor system can provide many regular topological configurations suitable for a variety of parallel computation applications. The configurability of the system is achieved by applying a set of configuration procedures to a linear address space of the system. The central idea behind the scheme is the use of two transformations to restore the linear address space in the presence of processor failures. The fault-tolerant mapping scheme is composed of three algorithms. The algorithms adaptively use the two transformations to handle three different types of faults: single faults, double faults, and triple or greater faults. It is shown that when there are a few processor failures, the algorithms can effectively achieve fault-free linear subspaces with graceful degradation.Keywords
This publication has 23 references indexed in Scilit:
- Reconfiguration Procedures for a Polymorphic and Partitionable MultiprocessorIEEE Transactions on Computers, 1986
- Gracefully Degradable Processor ArraysIEEE Transactions on Computers, 1985
- Wafer-Scale Integration of Systolic ArraysIEEE Transactions on Computers, 1985
- The Diogenes Approach to Testable Fault-Tolerant Arrays of ProcessorsIEEE Transactions on Computers, 1983
- Fault-tolerant wafer-scale architectures for VLSIACM SIGARCH Computer Architecture News, 1982
- On a Class of Multistage Interconnection NetworksIEEE Transactions on Computers, 1980
- Study of multistage SIMD interconnection networksPublished by Association for Computing Machinery (ACM) ,1978
- A Graph Model for Fault-Tolerant Computing SystemsIEEE Transactions on Computers, 1976
- Access and Alignment of Data in an Array ProcessorIEEE Transactions on Computers, 1975
- Banyan networks for partitioning multiprocessor systemsPublished by Association for Computing Machinery (ACM) ,1973