Headroom and legroom in the 80960 architecture
- 4 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
Designing with a 32-bit processor requires a major investment of both hardware and software resources. Companies today rarely introduce successful 'one size fits all' products, but rather must design several products with varying degrees of features, performance and cost, to satisfy the marketplace. Once a decision is made on a 32-bit processor, it is highly desirable that this processor fit the needs of these end products across the price/feature/cost range. The Intel 80960 architecture satisfies this need by providing products which are code compatible and span a wide range of performance needs.Keywords
This publication has 5 references indexed in Scilit:
- A programmer's view of the 80960 architecturePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Reduced instruction set computer architectureProceedings of the IEEE, 1988
- Reduced instruction set computersCommunications of the ACM, 1985
- VLSI Processor ArchitectureIEEE Transactions on Computers, 1984
- Register allocation for freePublished by Association for Computing Machinery (ACM) ,1982