OBIG: the Architecture of an Output Buffered Switch with Input Groups for Large Switches
- 1 November 2007
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 204-209
- https://doi.org/10.1109/glocom.2007.46
Abstract
Large, fast switches require novel approaches to architecture and scheduling. In this paper, we propose the Output Buffered Switch with Input Groups (OBIG). We present simulation results, discuss the implementation, and show how our architecture can be used to build single-stage (flat) switches with multi-terabit-per-second throughput and hundreds of ports.Keywords
This publication has 9 references indexed in Scilit:
- PWWFA: The Parallel Wrapped Wave Front Arbiter for Large SwitchesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2007
- Circuit Techniques to Enable 430Gb/s/mm2 Proximity CommunicationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2007
- Towards an efficient switch architecture for high-radix switchesPublished by Association for Computing Machinery (ACM) ,2006
- A New Scalable and Cost-Effective Congestion Management Strategy for Lossless Multistage Interconnection NetworksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Proximity communicationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- Variable packet size buffered crossbar (CICQ) switchesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- High-speed switch scheduling for local-area networksACM Transactions on Computer Systems, 1993
- Symmetric crossbar arbiters for VLSI communication switchesIEEE Transactions on Parallel and Distributed Systems, 1993
- A Study of Non-Blocking Switching NetworksBell System Technical Journal, 1953