Test scheduling and controller synthesis in the CADDY-system

This publication has 8 references indexed in Scilit:

• TEST SCHEDULING IN TESTABLE VLSI CIRCUITS
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2005
• An architecture for synthesis of testable finite state machines
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• System synthesis using behavioural descriptions
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Feedback-testing by using multiple input signature registers
  Journal of Electronic Testing, 1990
• A synthesis and optimization procedure for fully and easily testable sequential machines
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
• Test scheduling and control for VLSI built-in self-test
  IEEE Transactions on Computers, 1988
• A Greedy Heuristic for the Set-Covering Problem
  Mathematics of Operations Research, 1979
• On the Minimization of the Width of the Control Memory of Microprogrammed Processors
  IEEE Transactions on Computers, 1979