Fault partitioning issues in an integrated parallel test generation/fault simulation environment
- 13 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 13 references indexed in Scilit:
- Parallel logic simulation on general purpose machinesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Test generation in a parallel processing environmentPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A parallel branch and bound algorithm for test generationPublished by Association for Computing Machinery (ACM) ,1989
- Experimental evaluation of testability measures for test generation (logic circuits)IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
- Restricted and-Parallel Execution of Logic ProgramsPublished by Springer Nature ,1988
- SOCRATES: a highly efficient automatic test pattern generation systemIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
- Multiprocessing of Combinatorial Search ProblemsComputer, 1985
- On the Acceleration of Test Generation AlgorithmsIEEE Transactions on Computers, 1983
- An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic CircuitsIEEE Transactions on Computers, 1981
- Diagnosis of Automata Failures: A Calculus and a MethodIBM Journal of Research and Development, 1966