Low Complexity, High Speed Decoder Architecture for Quasi-Cyclic LDPC Codes
- 27 July 2005
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 5786-5789
- https://doi.org/10.1109/iscas.2005.1465953
Abstract
No abstract availableKeywords
This publication has 6 references indexed in Scilit:
- Near-Shannon-Limit Quasi-Cyclic Low-Density Parity-Check CodesIEEE Transactions on Communications, 2004
- A FPGA and ASIC implementation of rate 1/2, 8088-b irregular low density parity check decoderPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- Efficient encoding for a family of quasi-cyclic LDPC codesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- A 54 Mbps (3,6)-regular FPGA LDPC decoderPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- On circulant low density parity check codesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Good error-correcting codes based on very sparse matricesIEEE Transactions on Information Theory, 1999