Comparison of 2D Memory SEU Transport Simulation with Experiments
- 1 January 1985
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Nuclear Science
- Vol. 32 (6) , 4145-4149
- https://doi.org/10.1109/TNS.1985.4334083
Abstract
Single event upset (SEU) simulations in SRAM cells have been carried out and the results are compared to experimental data on 16K bit memories. The simulations consisted of simultaneous calculations of charge transport and transient circuit response for four cross-coupled CMOS transistors following the introduction of a slab of excess carriers into the "off" p-channel drain. The experiments collected upset rates produced in the memories by 163 MeV argon ions directed normally to the chip surface. Agreement between experiment and calculation was achieved when (1) the p-channel transistors were integrated into a single block of silicon as in the memory cell layout and (2) scaling was done on the Auger coefficients to compensate for an inherent 2D effect.Keywords
This publication has 5 references indexed in Scilit:
- Memory SEU simulations using 2-D transport calculationsIEEE Electron Device Letters, 1985
- A P-type buried layer for protection against soft errors in high density CMOS static RAMsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1984
- Two-Dimensional Simulation of Single Event Indujced Bipolar Current in CMOS StructuresIEEE Transactions on Nuclear Science, 1984
- A field-funneling effect on the collection of alpha-particle-generated carriers in silicon devicesIEEE Electron Device Letters, 1981
- Auger coefficients for highly doped and highly excited siliconApplied Physics Letters, 1977