A 10-b, 100-MS/s CMOS A/D converter
- 1 March 1997
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 32 (3) , 302-311
- https://doi.org/10.1109/4.557627
Abstract
No abstract availableKeywords
This publication has 23 references indexed in Scilit:
- An 85 mW, 10 b, 40 Msample/s CMOS parallel-pipelined ADCIEEE Journal of Solid-State Circuits, 1995
- A 10-b 50 MS/s 500-mW A/D converter using a differential-voltage subconverterIEEE Journal of Solid-State Circuits, 1994
- An 8-b 85-MS/s parallel pipeline A/D converter in 1- mu m CMOSIEEE Journal of Solid-State Circuits, 1993
- A 10 b 50 MHz pipelined CMOS A/D converter with S/HIEEE Journal of Solid-State Circuits, 1993
- A 13-b 2.5-MHz self-calibrated pipelined A/D converter in 3- mu m CMOSIEEE Journal of Solid-State Circuits, 1991
- A 400-MHz input flash converter with error correctionIEEE Journal of Solid-State Circuits, 1990
- A fast-settling CMOS op amp for SC circuits with 90-dB DC gainIEEE Journal of Solid-State Circuits, 1990
- A fully differential sample-and-hold circuit for high-speed applicationsIEEE Journal of Solid-State Circuits, 1989
- Matching properties of MOS transistorsIEEE Journal of Solid-State Circuits, 1989
- A pipelined 5-Msample/s 9-bit analog-to-digital converterIEEE Journal of Solid-State Circuits, 1987