VLSI architecture for a convolution-based DCT in residue arithmetic
- 2 January 2003
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. 5, 2108-2111
- https://doi.org/10.1109/iscas.1992.230577
Abstract
No abstract availableKeywords
This publication has 4 references indexed in Scilit:
- Improved cellular structures for bit-steered ROM finite ring systolic arraysPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Classification for 2D-DCTs and a new architecture with distributed arithmeticPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1991
- DISCRETE COSINE TRANSFORMPublished by Elsevier ,1990
- An efficient bit-level systolic cell design for finite ring digital signal processing applicationsJournal of Signal Processing Systems, 1989