Improved cellular structures for bit-steered ROM finite ring systolic arrays
- 4 December 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 1414-1417
- https://doi.org/10.1109/iscas.1990.112396
Abstract
No abstract availableKeywords
This publication has 5 references indexed in Scilit:
- Efficient CAD tools for the coefficient optimisation of arbitrary integrated digital filtersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- A modulo bit-level systolic compilerPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A low-overhead scheme for testing a bit-level finite ring systolic arrayJournal of Signal Processing Systems, 1990
- An efficient bit-level systolic cell design for finite ring digital signal processing applicationsJournal of Signal Processing Systems, 1989
- High-speed signal processing using systolic arrays over finite ringsIEEE Journal on Selected Areas in Communications, 1988