VLSI design of high-speed time-recursive 2-D DCT/IDCT processor for video applications
- 1 February 1996
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Circuits and Systems for Video Technology
- Vol. 6 (1) , 87-96
- https://doi.org/10.1109/76.486423
Abstract
No abstract availableThis publication has 14 references indexed in Scilit:
- Yet another multiplier architecturePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- DCT/IDCT processor for HDTV developed with dsp silicon compilerJournal of Signal Processing Systems, 1993
- Unified parallel lattice structures for time-recursive discrete cosine/sine/Hartley transformsIEEE Transactions on Signal Processing, 1993
- Real-time parallel and fully pipelined two-dimensional DCT lattice structures with application to HDTV systemsIEEE Transactions on Circuits and Systems for Video Technology, 1992
- A novel architecture for VLSI implementation of the 2-D DCT/IDCTPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1992
- Multiplier policies for digital signal processingIEEE ASSP Magazine, 1990
- Applications of distributed arithmetic to digital signal processing: a tutorial reviewIEEE ASSP Magazine, 1989
- VLSI implementation of a 16*16 discrete cosine transformIEEE Transactions on Circuits and Systems, 1989
- Image processing for higher definition television (Invited Paper)IEEE Transactions on Circuits and Systems, 1987
- Digital television: Transmission and codingProceedings of the IEEE, 1985