An MCM/IC timing-driven placement algorithm featuring explicit design space exploration

This publication has 10 references indexed in Scilit:

• Fidelity and near-optimality of Elmore-based routing constructions
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Optimal wire sizing and buffer insertion for low power and a generalized delay model
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• On area/depth trade-off in LUT-based FPGA technology mapping
  IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1994
• RITUAL: a performance driven placement algorithm
  IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 1992
• Macro-cell and module placement by genetic adaptive search with bitmap-represented chromosome
  Integration, 1991
• Distributed genetic algorithms for the floorplan design problem
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1991
• Geometric approach to VLSI layout compaction
  International Journal of Circuit Theory and Applications, 1990
• Performance-driven placement of cell based IC's
  Published by Association for Computing Machinery (ACM) ,1989
• A New Algorithm for Floorplan Design
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1986
• Optimal orientations of cells in slicing floorplan designs
  Information and Control, 1983