Accelerated sensitizable path algorithms for timing verification based on code generation
- 13 January 2003
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 7 references indexed in Scilit:
- Hierarchical timing view generation including accurate modeling for false pathsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1989
- An Accurate Delay Modeling Technique for Switch-Level Timing VerificationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1986
- Plug-in timing models for an abstract timing verifierPublished by Association for Computing Machinery (ACM) ,1986
- TV: An nMOS Timing AnalyzerPublished by Springer Nature ,1983
- A 32-bit execution unit in an advanced NMOS technologyIEEE Journal of Solid-State Circuits, 1982
- Timing Analysis of Computer HardwareIBM Journal of Research and Development, 1982
- Diagnosis of Automata Failures: A Calculus and a MethodIBM Journal of Research and Development, 1966