A dynamic CMOS multiplier for analog VLSI based on exponential pulse-decay modulation
- 1 March 1991
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 26 (3) , 268-276
- https://doi.org/10.1109/4.75005
Abstract
No abstract availableKeywords
This publication has 15 references indexed in Scilit:
- A dynamic CMOS multiplier for analog neural network cellsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Weight decay and resolution effects in feedforward artificial neural networksIEEE Transactions on Neural Networks, 1991
- Programmable analog vector-matrix multipliersIEEE Journal of Solid-State Circuits, 1990
- A Learning Algorithm for Continually Running Fully Recurrent Neural NetworksNeural Computation, 1989
- Design of parallel hardware neural network systems from custom analog VLSI 'building block' chipsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1989
- Switched-capacitor neural networksElectronics Letters, 1987
- Semiparallel microelectronic implementation of neural network models using CCD technologyElectronics Letters, 1987
- Learning symmetry groups with hidden units: Beyond the perceptronPhysica D: Nonlinear Phenomena, 1986
- An artificial neural network integrated circuit based on MNOS/CCD principlesAIP Conference Proceedings, 1986
- Neural networks and physical systems with emergent collective computational abilities.Proceedings of the National Academy of Sciences, 1982