Dual (n/sup +p/sup +/) polycide gate technology using Si-rich WSi/sub x/ to exterminate lateral dopant diffusion
- 17 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
We have developed a new technology to solve the device degradation of the dual-polycide-gate N/sup +P/sup +/ CMOS due to the lateral dopant diffusion in the silicide. This was realized by using a Si-rich WSi/sub x/ without any other process steps. With this technology, no significant threshold voltage shift was observed in PMOS even after 900/spl deg/C annealing. This is because the grain growth of the excess Si in the WSi/sub x/ blocks the lateral dopant diffusion path.<>Keywords
This publication has 5 references indexed in Scilit:
- Technology limitations for N/sup +//P/sup +/ polycide gate CMOS due to lateral dopant diffusion in silicide/polysilicon layersIEEE Electron Device Letters, 1991
- In situ stress measurement of chemical vapor deposited tungsten silicidesApplied Physics Letters, 1991
- A study of structural, electrical, and optical properties of low-pressure chemical vapor deposition tungsten silicide films processed at elevated temperaturesJournal of Applied Physics, 1991
- A symmetric submicron CMOS technologyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1986
- Analysis of stress in chemical vapor deposition tungsten silicide filmJournal of Applied Physics, 1985