Power reduction by gate sizing with path-oriented slack calculation
- 19 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 6 references indexed in Scilit:
- Sequential circuit design using synthesis and optimizationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Path sensitization in critical path problemPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Technology decomposition and mapping targeting low power dissipationPublished by Association for Computing Machinery (ACM) ,1993
- Technology mapping for lower powerPublished by Association for Computing Machinery (ACM) ,1993
- Low-power CMOS digital designIEEE Journal of Solid-State Circuits, 1992
- On average power dissipation and random pattern testability of CMOS combinational logic networksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1992