On average power dissipation and random pattern testability of CMOS combinational logic networks

This publication has 12 references indexed in Scilit:

• Synthesis of pseudo-random pattern testable designs
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Timing optimization of combinational logic
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Extracting local don't cares for network optimization
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Observability relations and observability don't cares
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Low-power CMOS digital design
  IEEE Journal of Solid-State Circuits, 1992
• Exact algorithms for output encoding, state assignment, and four-level Boolean minimization
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1991
• The interdependence between delay-optimization of synthesized networks and testing
  Published by Association for Computing Machinery (ACM) ,1991
• MIS: A Multiple-Level Logic Optimization System
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
• Logic Minimization Algorithms for VLSI Synthesis
  Published by Springer Nature ,1984
• Test Point Placement to Simplify Fault Detection
  IEEE Transactions on Computers, 1974