An SEM based system for a complete characterization of latch‐up in CMOS integrated circuits

This publication has 13 references indexed in Scilit:

• Accurate trigger condition analysis for CMOS latchup
  IEEE Electron Device Letters, 1985
• Latch-Up Analysis on a 64K Bit Full CMOS Static RAM using a Laser Scanner
  8th Reliability Physics Symposium, 1984
• Pulsed Infra-Red Microscopy for Debugging Latch-Up on CMOS Products
  8th Reliability Physics Symposium, 1984
• Digital beam control for fast differential voltage contrast
  Scanning, 1984
• CMOS Latch-Up Characterization using a Laser Scanner
  8th Reliability Physics Symposium, 1983
• Fundamentals of electron beam testing of integrated circuits
  Scanning, 1983
• Elimination of latch up in bulk CMOS
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1980
• SEM technique for experimentally locating latch-up paths in integrated circuits
  Published by Office of Scientific and Technical Information (OSTI) ,1980
• SAND80-0843 a SEM Technique for Experimentally Locating Latch-Up Paths in Integrated Circuits
  IEEE Transactions on Nuclear Science, 1980
• Specialized Scanning Electron Microscopy Voltage Contrast Techniques for LSI Failure Analysis
  8th Reliability Physics Symposium, 1974