Achieving Board-Level BIST Using the Boundary-Scan Master
- 24 August 2005
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 7 references indexed in Scilit:
- A unified theory for designing optimal test generation and diagnosis algorithms for board interconnectsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Tradeoff decisions made for a P1149.1 controller design (ATE)Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A new framework for analyzing test generation and diagnosis algorithms for wiring interconnectsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A language for describing boundary-scan devicesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- The boundary-scan master: target applications and functional requirementsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- PEST: A Tool for Implementing Pseudo-Exhaustive Self-TestAT&T Technical Journal, 1991
- Design Of A Parallel Bus-to-Scan Test Port ConverterPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1991