An algorithm for the multi-level minimization of Reed-Muller representations

Publisher Website

10 December 2002

conference paper
Published by Institute of Electrical and Electronics Engineers (IEEE)

https://doi.org/10.1109/iccd.1991.139990

Abstract

No abstract available

Keywords

This publication has 6 references indexed in Scilit:

An improved algorithm for the minimization of mixed polarity Reed-Muller representations
Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
Multilevel logic synthesis
Proceedings of the IEEE, 1990
On the complexity of mod-2l sum PLA's
IEEE Transactions on Computers, 1990
Input irredundancy of mixed-polarity Reed-Muller equations
Electronics Letters, 1988
Easily Testable Realizations ror Logic Functions
IEEE Transactions on Computers, 1972
On Minimal Modulo 2 Sums of Products for Switching Functions
IEEE Transactions on Electronic Computers, 1967