Fast performance analysis of bus-based system-on-chip communication architectures
- 20 January 2003
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 11 references indexed in Scilit:
- Interface-based DesignPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Static Timing Analysis Of Embedded SoftwarePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- A case study on modeling shared memory access effects during performance analysis of HW/SW systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Optimizing communication in embedded system co-simulationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Bus-based communication synthesis on system levelACM Transactions on Design Automation of Electronic Systems, 1999
- Integrating communication protocol selection with partitioning in hardware/software codesignPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1998
- Hardware-Software Co-Design of Embedded SystemsPublished by Springer Nature ,1997
- Embedded program timing analysis based on path clustering and architecture classificationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1997
- Performance analysis of a system of communicating processesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1997
- Performance analysis and optimization of schedules for conditional and loop-intensive specificationsPublished by Association for Computing Machinery (ACM) ,1994