A programmable analog cellular neural network CMOS chip for high speed image processing
- 1 March 1995
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 30 (3) , 235-243
- https://doi.org/10.1109/4.364437
Abstract
No abstract availableThis publication has 21 references indexed in Scilit:
- Evaluation of CNN template robustness towards VLSI implementationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Analogue CMOS VLSI implementation of cellular neural networks with continuously programmable templatesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A four-quadrant CMOS analog multiplier for analog neural networksIEEE Journal of Solid-State Circuits, 1994
- Smart-pixel cellular neural networks in analog current-mode CMOS technologyIEEE Journal of Solid-State Circuits, 1994
- CMOS resistive fuses for image smoothing and segmentationIEEE Journal of Solid-State Circuits, 1992
- Integrated sensor and range-finding analog signal processorIEEE Journal of Solid-State Circuits, 1991
- CNN cloning template: connected component detectorIEEE Transactions on Circuits and Systems, 1990
- CNN cloning template: hole-fillerIEEE Transactions on Circuits and Systems, 1990
- MOS current gain cells with electronically variable gain and constant bandwidthIEEE Journal of Solid-State Circuits, 1989
- A class of analog CMOS circuits based on the square-law characteristic of an MOS transistor in saturationIEEE Journal of Solid-State Circuits, 1987