Decomposition of binary integers into signed power-of-two terms

This publication has 14 references indexed in Scilit:

• A CMOS implementation of a variable step size digital adaptive filter
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• A high speed programmable digital FIR filter
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A simple design of FIR filters with powers-of-two coefficients
  IEEE Transactions on Circuits and Systems, 1988
• Architectures for multiplierless fast Fourier transform hardware implementation in VLSI
  IEEE Transactions on Acoustics, Speech, and Signal Processing, 1987
• Efficient design of 2-D multiplierless FIR filters by transformation
  IEEE Transactions on Circuits and Systems, 1987
• High-Speed VLSI Multiplication Algorithm with a Redundant Binary Addition Tree
  IEEE Transactions on Computers, 1985
• Efficient and multiplierless design of FIR filters with very sharp cutoff via maximally flat building blocks
  IEEE Transactions on Circuits and Systems, 1985
• FIR filter design over a discrete powers-of-two coefficient space
  IEEE Transactions on Acoustics, Speech, and Signal Processing, 1983
• Adaptive filter performance with nonlinearities in the correlation multiplier
  IEEE Transactions on Acoustics, Speech, and Signal Processing, 1982
• A Single-Chip VLSI Echo Canceler
  Bell System Technical Journal, 1980