FAST: frequency-aware static timing analysis
- 13 May 2004
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableThis publication has 17 references indexed in Scilit:
- Cache modeling for real-time software: beyond direct mapped instruction cachesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Integrating the timing analysis of pipelining and instruction cachingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Real-time dynamic voltage scaling for low-power embedded operating systemsPublished by Association for Computing Machinery (ACM) ,2001
- Hard real-time scheduling for low-energy using stochastic data and DVS processorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2001
- Timing Analysis for Instruction CachesReal-Time Systems, 2000
- Bounding pipeline and instruction cache performanceIEEE Transactions on Computers, 1999
- Predicting program execution times by analyzing static and dynamic program pathsReal-Time Systems, 1993
- Low-power CMOS digital designIEEE Journal of Solid-State Circuits, 1992
- A portable global optimizer and linkerPublished by Association for Computing Machinery (ACM) ,1988
- Scheduling Algorithms for Multiprogramming in a Hard-Real-Time EnvironmentJournal of the ACM, 1973