A reduced clock-swing flip-flop (RCSFF) for 63% power reduction

This publication has 4 references indexed in Scilit:

• Half-Swing Clocking Scheme for 75% Power Saving in Clocking Circuitry
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2005
• 200 MHz video compression macrocells using low-swing differential logic
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A 160-MHz, 32-b, 0.5-W CMOS RISC microprocessor
  IEEE Journal of Solid-State Circuits, 1996
• A 200 MHz 13 mm/sup 2/ 2-D DCT macrocell using sense-amplifying pipeline flip-flop scheme
  IEEE Journal of Solid-State Circuits, 1994