Environment for PowerPC microarchitecture exploration
- 1 January 1999
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Micro
- Vol. 19 (3) , 15-25
- https://doi.org/10.1109/40.768496
Abstract
In this article, we describe a workload-driven simulation environment for PowerPC processor microarchitecture performance exploration. This environment is characterized by its flexibility and generality, a faster simulation speed than other similar environments, a realistic representation of microarchitecture features, and confidence in its predictions arising from a systematic performance validation process. We summarize the salient properties of the environment, and give brief examples of its usage and results. Further information about the environment and explorations performed with it are reported elsewhere.Keywords
This publication has 7 references indexed in Scilit:
- Bounds-based loop performance analysis: application to validation and tuningPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Performance test case generation for microprocessorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Calibration of microprocessor performance modelsComputer, 1998
- Performance simulation of an Alpha microprocessorComputer, 1998
- Understanding some simple processor-performance limitsIBM Journal of Research and Development, 1997
- Shade: A Fast Instruction-Set Simulator for Execution ProfilingPublished by Springer Nature ,1995
- VMW: a visualization-based microarchitecture workbenchComputer, 1995