An accurate analytical BiCMOS delay expression and its application to optimizing high-speed BiCMOS circuits

This publication has 17 references indexed in Scilit:

• An analytical maximum toggle frequency expression and its application to optimizing high-speed ECL frequency dividers
  IEEE Journal of Solid-State Circuits, 1990
• An 8-ns 1-Mbit ECL BiCMOS SRAM with double-latch ECL-to-CMOS-level converters
  IEEE Journal of Solid-State Circuits, 1989
• A 3.5-ns, 500-mW, 16-kbit BiCMOS ECL RAM
  IEEE Journal of Solid-State Circuits, 1989
• A 20-ps Si bipolar IC using advanced super self-aligned process technology with collector ion implantation
  IEEE Transactions on Electron Devices, 1989
• Comparison of CMOS and BiCMOS 1-Mbit DRAM performance
  IEEE Journal of Solid-State Circuits, 1989
• Analysis and characterization of BiCMOS for high-speed digital logic
  IEEE Journal of Solid-State Circuits, 1988
• Advanced BiCMOS technology for high speed VLSI
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1986
• 1.0-µm n-well CMOS/bipolar technology
  IEEE Transactions on Electron Devices, 1985
• Interconnection delays in MOSFET VLSI
  IEEE Journal of Solid-State Circuits, 1981
• Comments on "An optimized output stage for MOS integrated circuits" [with reply]
  IEEE Journal of Solid-State Circuits, 1975