Comparison of CMOS and BiCMOS 1-Mbit DRAM performance
- 1 June 1989
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 24 (3) , 771-778
- https://doi.org/10.1109/4.32039
Abstract
No abstract availableThis publication has 8 references indexed in Scilit:
- Circuit technologies for 16Mb DRAMsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- BiCMOS circuit technology for high-speed DRAMsIEEE Journal of Solid-State Circuits, 1993
- An Experimental 16mb Dram with Transposed Data-Line StructurePublished by Institute of Electrical and Electronics Engineers (IEEE) ,1988
- An experimental 1-Mbit BiCMOS DRAMIEEE Journal of Solid-State Circuits, 1987
- Power Reduction Techniques in Megabit DRAM'sIEEE Journal of Solid-State Circuits, 1986
- Bipolar CMOS merged structure for high speed M bit DRAMPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1986
- A high-speed 64K CMOS RAM with bipolar sense amplifiersIEEE Journal of Solid-State Circuits, 1984
- Performance and structures of scaled-down bipolar devices merged with CMOSFETsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1984