An experimental 1-Mbit BiCMOS DRAM
- 1 October 1987
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 22 (5) , 657-662
- https://doi.org/10.1109/jssc.1987.1052796
Abstract
No abstract availableKeywords
This publication has 8 references indexed in Scilit:
- Circuit technologies for 16Mb DRAMsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- An experimental 35ns 1Mb biCMOS DRAMPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1987
- Bipolar CMOS merged structure for high speed M bit DRAMPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1986
- A high-speed 64K CMOS RAM with bipolar sense amplifiersIEEE Journal of Solid-State Circuits, 1984
- Hi-CMOS III technologyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1984
- An experimental 1Mb DRAM with on-chip voltage limiterPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1984
- Alpha-particle-induced soft error rate in VLSI circuitsIEEE Transactions on Electron Devices, 1982
- Alpha-particle tracks in silicon and their effect on dynamic MOS RAM reliabilityIEEE Transactions on Electron Devices, 1979