Power Reduction Techniques in Megabit DRAM's
- 1 June 1986
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 21 (3) , 381-389
- https://doi.org/10.1109/jssc.1986.1052538
Abstract
No abstract availableThis publication has 17 references indexed in Scilit:
- An experimental 80-ns 1-Mbit DRAM with fast page operationIEEE Journal of Solid-State Circuits, 1985
- A 1Mb CMOS DRAM with fast page and static column modesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1985
- A 1Mb DRAM with 3-dimensional stacked capacitor cellsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1985
- A 1Mb CMOS DRAM with a divided bitline matrix architecturePublished by Institute of Electrical and Electronics Engineers (IEEE) ,1985
- A 90ns 1Mb DRAM with multi-bit test modePublished by Institute of Electrical and Electronics Engineers (IEEE) ,1985
- A 20ns static column 1Mb DRAM in CMOS technologyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1985
- Experimental 1 Mbit DRAM using power reduction techniquesIEE Proceedings I Solid State and Electron Devices, 1985
- Fundamental limitations on DRAM storage capacitorsIEEE Circuits and Devices Magazine, 1985
- The design and performance of CMOS 256K bit DRAM devicesIEEE Journal of Solid-State Circuits, 1984
- An experimental 1 Mbit DRAM based on high S/N designIEEE Journal of Solid-State Circuits, 1984