BiCMOS circuit technology for high-speed DRAMs

This publication has 13 references indexed in Scilit:

• A 45-ns 64-Mb DRAM with a merged match-line test architecture
  IEEE Journal of Solid-State Circuits, 1991
• Alpha-particle-induced charge transfer between n/sup +/ regions in high-density trench DRAM with isolated p-well structures
  IEEE Transactions on Electron Devices, 1990
• A 1.5 V circuit technology for 64 Mb DRAMs
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1990
• Comparison of CMOS and BiCMOS 1-Mbit DRAM performance
  IEEE Journal of Solid-State Circuits, 1989
• Bipolar CMOS-merged technology for a high-speed 1-Mbit DRAM
  IEEE Transactions on Electron Devices, 1989
• Perspective on BiCMOS VLSIs
  IEEE Journal of Solid-State Circuits, 1988
• An experimental 1-Mbit BiCMOS DRAM
  IEEE Journal of Solid-State Circuits, 1987
• Alpha-particle-induced soft error rate modeling
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1982
• A new sense amplifier technique for VLSI dynamic RAM's
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1981
• A 5 V-only 64K dynamic RAM based on high S/N design
  IEEE Journal of Solid-State Circuits, 1980