A cascaded sigma-delta pipeline A/D converter with 1.25 MHz signal bandwidth and 89 dB SNR
- 1 January 1997
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 32 (12) , 1896-1906
- https://doi.org/10.1109/4.643648
Abstract
No abstract availableKeywords
This publication has 16 references indexed in Scilit:
- A 14-bit 10-MHz calibration-free CMOS pipelined A/D converterPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 14-b 2.5 MSPS pipelined ADC with on chip EPROMPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An improved sigma-delta modulator architecturePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A stereo multibit ΣΔ DAC with asynchronous master-clock interfaceIEEE Journal of Solid-State Circuits, 1996
- An 85 mW, 10 b, 40 Msample/s CMOS parallel-pipelined ADCIEEE Journal of Solid-State Circuits, 1995
- An 8-b 85-MS/s parallel pipeline A/D converter in 1- mu m CMOSIEEE Journal of Solid-State Circuits, 1993
- Self-calibration techniques for a second-order multibit sigma-delta modulatorIEEE Journal of Solid-State Circuits, 1993
- A 15-b 1-Msample/s digitally self-calibrated pipeline ADCIEEE Journal of Solid-State Circuits, 1993
- A noise-shaping coder topology for 15+ bit convertersIEEE Journal of Solid-State Circuits, 1989
- A 16-bit oversampling A-to-D conversion technology using triple-integration noise shapingIEEE Journal of Solid-State Circuits, 1987