A 15-b 1-Msample/s digitally self-calibrated pipeline ADC
- 1 January 1993
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 28 (12) , 1207-1215
- https://doi.org/10.1109/4.261994
Abstract
No abstract availableThis publication has 12 references indexed in Scilit:
- A code-error calibrated two-step A/D converterPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A 13-b 2.5-MHz self-calibrated pipelined A/D converter in 3- mu m CMOSIEEE Journal of Solid-State Circuits, 1991
- A high-frequency fully differential BiCMOS operational amplifierIEEE Journal of Solid-State Circuits, 1991
- The effects of oxide traps on the large-signal transient response of analog MOS circuitsIEEE Journal of Solid-State Circuits, 1989
- A 12-bit 1-Msample/s capacitor error-averaging pipelined A/D converterIEEE Journal of Solid-State Circuits, 1988
- A CMOS programmable self-calibrating 13-bit eight-channel data acquisition peripheralIEEE Journal of Solid-State Circuits, 1987
- A high-performance micropower switched-capacitor filterIEEE Journal of Solid-State Circuits, 1985
- A self-calibrating 15 bit CMOS A/D converterIEEE Journal of Solid-State Circuits, 1984
- Full-speed testing of A/D convertersIEEE Journal of Solid-State Circuits, 1984
- The monolithic op amp: a tutorial studyIEEE Journal of Solid-State Circuits, 1974