Effects of simultaneous switching noise on the tapered buffer design
- 1 September 1997
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Very Large Scale Integration (VLSI) Systems
- Vol. 5 (3) , 290-300
- https://doi.org/10.1109/92.609872
Abstract
Complementary metal-oxide-semiconductor (CMOS) output buffers, comprised of a series of tapered inverters, are used to drive large off-chip capacitances. The ratio of the size of transistors between two consecutive stages is the buffer taper factor. With higher frequency of operation and simultaneous switching of the output drivers, the parasitic inductance present at the pin-pad-package interface results in significant switching noise on the power lines. A comprehensive analysis and estimate of simultaneous switching noise (SSN) including the velocity saturation effects seen in the submicron transistors during the switching of output drivers is presented. The effect of SSN on the overall buffer propagation delay and transition time is discussed. The presence of SSN results in an increase in the optimum taper factor between inverter stages for a given capacitive load. Beyond a critical value, the output transition time of a tapered buffer increases with reducing taper factor due to SSN. SSN can be reduced by skewing the switching of output buffers, SPICE simulation results show that skewing buffer switching with additional inverter stages reduces SSN and increases buffer propagation delay.Keywords
This publication has 32 references indexed in Scilit:
- Accurate simultaneous switching noise estimation including velocity-saturation effectsIEEE Transactions on Components, Packaging, and Manufacturing Technology: Part B, 1996
- Power conscious CAD tools and methodologies: a perspectiveProceedings of the IEEE, 1995
- Design of CMOS tapered buffer for minimum power-delay productIEEE Journal of Solid-State Circuits, 1994
- Energy control and accurate delay estimation in the design of CMOS buffersIEEE Journal of Solid-State Circuits, 1994
- Theory of CMOS Digital Circuits and Circuit FailuresPublished by Walter de Gruyter GmbH ,1992
- Noise immunity characteristics of CMOS receivers and effects of skewing/damping CMOS output driver switching waveform on the ‘simultaneous’ switching noiseMicroelectronics Journal, 1992
- Variable-taper CMOS buffersIEEE Journal of Solid-State Circuits, 1991
- Optimization of high-speed CMOS logic circuits with analytical models for signal delay, chip area, and dynamic power dissipationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1990
- Short-circuit dissipation of static CMOS circuitry and its impact on the design of buffer circuitsIEEE Journal of Solid-State Circuits, 1984
- Delay and Power Optimization in VLSI CircuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1984