Efficient Multibit Quantization in Continuous-Time $\Sigma \Delta$ Modulators
- 16 April 2007
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Circuits and Systems I: Regular Papers
- Vol. 54 (4) , 757-767
- https://doi.org/10.1109/tcsi.2007.890607
Abstract
A drawback of continuous-time SigmaDelta modulators is their sensitivity to clock jitter. One way to counteract this is to use a multibit feedback loop which requires a (high resolution) multibit quantizer. However, every extra bit in the quantizer doubles its complexity, power consumption and capacitive load for the analog circuit that needs to drive the quantizer. In this paper a new concept for the quantization in sigma delta modulators is proposed. It allows to significantly reduce the required amount of comparators in the multibit quantizer. Three architectures that realize this new concept are presented and their implementation issues discussed. The architectures' performance has been compared with a conventional modulator through computer simulations. Compared to the conventional modulator, the proposed architectures achieve the same performance, with much less comparators in the quantizerKeywords
This publication has 12 references indexed in Scilit:
- A 3-mW 74-dB SNR 2-MHz continuous-time delta-sigma ADC with a tracking ADC quantizer in 0.13-/spl mu/m CMOSIEEE Journal of Solid-State Circuits, 2005
- Controlled behaviour of STF in CT ΣΔ modulatorsElectronics Letters, 2005
- A 70-mW 300-MHz CMOS continuous-time /spl Sigma//spl Delta/ ADC with 15-MHz bandwidth and 11 bits of resolutionIEEE Journal of Solid-State Circuits, 2004
- Wideband low-distortion delta-sigma ADC topologyElectronics Letters, 2001
- Clock jitter and quantizer metastability in continuous-time delta-sigma modulatorsIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 1999
- A 3.3-V, 10-b, 25-MSample/s two-step ADC in 0.35-μm CMOSIEEE Journal of Solid-State Circuits, 1999
- Delta-sigma modulators employing continuous-time circuitryIEEE Transactions on Circuits and Systems I: Regular Papers, 1996
- A 0.2-mW CMOS ΣΔ modulator for speech coding with 80 dB dynamic rangeIEEE Journal of Solid-State Circuits, 1996
- Design of multibit noise-shaping data convertersAnalog Integrated Circuits and Signal Processing, 1993
- Multibit oversampled Σ–Δ A/D convertor with nonuniform quantisationElectronics Letters, 1991