A 3.3-V, 10-b, 25-MSample/s two-step ADC in 0.35-μm CMOS
- 1 January 1999
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 34 (12) , 1803-1811
- https://doi.org/10.1109/4.808905
Abstract
No abstract availableThis publication has 8 references indexed in Scilit:
- An embedded 240-mW 10-b 50-MS/s CMOS ADC in 1-mm/sup 2/IEEE Journal of Solid-State Circuits, 1997
- CMOS low-distortion high-frequency variable-gain amplifierIEEE Journal of Solid-State Circuits, 1996
- An 80-MHz, 80-mW, 8-b CMOS folding A/D converter with distributed track-and-hold preprocessingIEEE Journal of Solid-State Circuits, 1996
- A 10 b, 20 Msample/s, 35 mW pipeline A/D converterIEEE Journal of Solid-State Circuits, 1995
- A two-residue architecture for multistage ADCsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1993
- Matching properties of MOS transistorsIEEE Journal of Solid-State Circuits, 1989
- A pipelined 5-Msample/s 9-bit analog-to-digital converterIEEE Journal of Solid-State Circuits, 1987
- An 8-MHz CMOS subranging 8-bit A/D converterIEEE Journal of Solid-State Circuits, 1985