A three-step method for the de-embedding of high-frequency S-parameter measurements
- 1 June 1991
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Electron Devices
- Vol. 38 (6) , 1371-1375
- https://doi.org/10.1109/16.81628
Abstract
The authors propose a general method of deembedding S-parameter measurements of the device-under-test (DUT) for which typical parasitics associated with probe pads and interconnect-metal lines can be deembedded from the measurement. The DUT is the analog silicon bipolar junction transistor including the pad and interconnects. This method includes the subtraction of the parasitic shunt y-parameters of the on-wafer open calibration pattern as well as the subtraction of the parasitic series z-parameters on the on-wafer open circuit which are taken from measurements of the short and through circuits. It is demonstrated that the calculated power loss for the pad and interconnect parasitics can be comparable to the power consumption of the advanced bipolar transistor at high frequencies (>or=10 GHz). A knowledge of the magnitude and type of parasitic deembedding circuit elements can aid the device engineer in the analysis of the error associated with deembedding.<>Keywords
This publication has 7 references indexed in Scilit:
- High frequency characterization of small geometry bipolar transistorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- GHz on-silicon-wafer probing calibration methodsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A multi-regional small-signal model derived from the charge-based large-signal bipolar transistor modelPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A submicrometer high-performance bipolar technologyIEEE Electron Device Letters, 1989
- Lateral scaling effects on high-current transients in submicrometer bipolar transistorsIEEE Transactions on Electron Devices, 1988
- A simple regional analysis of transit times in bipolar transistorsSolid-State Electronics, 1986
- Effective base resistance of bipolar transistorsIEEE Transactions on Electron Devices, 1985