AN ALGORITHM TO TEST RAMS FOR PHYSICAL NEIGHBORHOOD PATTERN SENSITIVE FAULTS
- 24 August 2005
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- No. 10893539,p. 675
- https://doi.org/10.1109/test.1991.519732
Abstract
No abstract availableKeywords
This publication has 19 references indexed in Scilit:
- An overview of deterministic functional RAM chip testingACM Computing Surveys, 1990
- A review of fault-tolerant techniques for the enhancement of integrated circuit yieldProceedings of the IEEE, 1986
- An Improved Method for Detecting Functional Faults in Semiconductor Random Access MemoriesIEEE Transactions on Computers, 1985
- A 256K DRAM with descrambled redundancy test capabilityIEEE Journal of Solid-State Circuits, 1984
- A fault-tolerant 256K RAM fabricated with molybdenum-polysilicon technologyIEEE Journal of Solid-State Circuits, 1980
- Testing Memories for Single-Cell Pattern-Sensitive FaultsIEEE Transactions on Computers, 1980
- A fault-tolerant 64K dynamic random-access memoryIEEE Transactions on Electron Devices, 1979
- Efficient Algorithms for Testing Semiconductor Random-Access MemoriesIEEE Transactions on Computers, 1978
- Detection oF Pattern-Sensitive Faults in Random-Access MemoriesIEEE Transactions on Computers, 1975
- Current Status of Large Scale Integration TechnologyIEEE Journal of Solid-State Circuits, 1967