Yield enhancement of programmable ASIC arrays by reconfiguration of circuit placements
- 1 January 1994
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 13 (8) , 976-986
- https://doi.org/10.1109/43.298034
Abstract
In an approach recently proposed for the yield enhancement of programmable gate arrays (PGA's), an initial placement of a circuit is first obtained using a standard technique such as simulated annealing on a defect-free PGA. In the next step, this placement is reconfigured so that the circuit is mapped onto the defect-free portion of a defective PGA chip with the same architecture. We first formulate the reconfiguration aspect of this approach as a problem of shifting pebbles on a graph. We present efficient reconfiguration algorithms for this pebble shift problem. Using these algorithms as heuristics, we develop a yield enhancement system not only for PGA's, but also for programmable Wafer Scare Integrated (WSI) processor arrays. We evaluate the heuristic algorithms using the measures of routability and total wire length of the reconfigured placement of the circuit. Based on this evaluation, we establish proper reconfiguration strategiesKeywords
This publication has 17 references indexed in Scilit:
- A new formulation of yield enhancement problems for reconfigurable chipsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Yield enhancement of wafer scale integrated arraysPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Efficient reconfiguration algorithms for degradable VLSI/WSI arraysIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1992
- The use and evaluation of yield models in integrated circuit manufacturingIEEE Transactions on Semiconductor Manufacturing, 1990
- Approaches for the repair of VLSI/WSI RRAMs by row/column deletionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1988
- Reconfigurable architectures for VLSI processing arraysProceedings of the IEEE, 1986
- Wafer-Scale Integration of Systolic ArraysIEEE Transactions on Computers, 1985
- The TimberWolf placement and routing packageIEEE Journal of Solid-State Circuits, 1985
- Configuration of VLSI Arrays in the Presence of DefectsJournal of the ACM, 1984
- On Steiner Minimal Trees with Rectilinear DistanceSIAM Journal on Applied Mathematics, 1976