Equivalence checking combining a structural SAT-solver, BDDs, and simulation
- 8 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableThis publication has 15 references indexed in Scilit:
- Equivalence Checking Using Cuts And HeapsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- The use of random simulation in formal verificationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Efficient implementation of a BDD packagePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An efficient equivalence checker for combinational circuitsPublished by Association for Computing Machinery (ACM) ,1996
- Novel Verification Framework Combining Structural and OBDD Methods in a Synthesis EnvironmentProceedings of the 39th conference on Design automation - DAC '02, 1995
- Verity—A formal verification program for custom CMOS circuitsIBM Journal of Research and Development, 1995
- Accelerated dynamic learning for test pattern generation in combinational circuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1993
- A small test generator for large designsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1992
- Boolean Comparison of Hardware and FlowchartsIBM Journal of Research and Development, 1982
- A Computing Procedure for Quantification TheoryJournal of the ACM, 1960