Improving cache performance with balanced tag and data paths

This publication has 12 references indexed in Scilit:

• Don't use the page number, but a pointer to it
  Published by Association for Computing Machinery (ACM) ,1996
• Column-associative caches
  Published by Association for Computing Machinery (ACM) ,1993
• Designing high-performance processors using real address prediction
  IEEE Transactions on Computers, 1993
• Performance optimization of pipelined primary cache
  Published by Association for Computing Machinery (ACM) ,1992
• An analytical access time model for on-chip cache memories
  IEEE Journal of Solid-State Circuits, 1992
• A 2-ns cycle, 3.8-ns access 512-kb CMOS ECL SRAM with a fully pipelined architecture
  IEEE Journal of Solid-State Circuits, 1991
• Characteristics of performance-optimal multi-level cache hierarchies
  Published by Association for Computing Machinery (ACM) ,1989
• A case for direct-mapped caches
  Computer, 1988
• Cache operations by MRU change
  IEEE Transactions on Computers, 1988
• Cache Memories
  ACM Computing Surveys, 1982