An efficient non-enumerative method to estimate path delay fault coverage
- 1 January 1992
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
A method for estimating the coverage of path delay faults of a given test set, without enumerating paths, is proposed. The method is polynomial in the number of lines in the circuit, and thus allows circuits with large numbers of paths to be considered under the path delay fault model. Several levels of approximation, with increasing accuracy and increasing polynomial complexity, are proposed. Experimental results to show the effectiveness and accuracy of the estimate in evaluating the path delay fault coverage are presented. Combining this nonenumerative estimation method with a test generation method for path delay faults would yield a cost effective method to consider path delay faults in large circuits, which are beyond the capabilities of existing test generation and fault simulation procedures that are based on enumeration of paths.Keywords
This publication has 5 references indexed in Scilit:
- Advanced automatic test pattern generation techniques for path delay faultsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- SPADES: a simulator for path delay faults in sequential circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- The interdependence between delay-optimization of synthesized networks and testingPublished by Association for Computing Machinery (ACM) ,1991
- Parallel pattern fault simulation of path delay faultsPublished by Association for Computing Machinery (ACM) ,1989
- On Delay Fault Testing in Logic CircuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987