Advanced automatic test pattern generation techniques for path delay faults
- 7 January 2003
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 10 references indexed in Scilit:
- On the detection of delay faultsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Advanced automatic test pattern generation and redundancy identification techniquesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A method of delay fault test generationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Delay test generation. I. Concepts and coverage metricsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Improved deterministic test pattern generation with applications to redundancy identificationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
- Parallel pattern fault simulation of path delay faultsPublished by Association for Computing Machinery (ACM) ,1989
- SOCRATES: a highly efficient automatic test pattern generation systemIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
- Transition Fault SimulationIEEE Design & Test of Computers, 1987
- On the Acceleration of Test Generation AlgorithmsIEEE Transactions on Computers, 1983
- An Experimental Delay Test Generator for LSI LogicIEEE Transactions on Computers, 1980