LSI Product Quality and Fault Coverage
- 1 January 1981
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
At present, the relationship between fault coverage of LSI circuit tests and the tested product quality is not satisfactorily understood. Reported work on integrated circuits predicts, for an acceptable field reject rate, a fault coverage that is too high (99 percent or higher). This fault coverage is difficult to achieve for LSI circuits. This paper proposes a model of fault distribution for a chip. The number of faults on a defective chip is assumed to have a Poisson density for which the average value is determined through experiment on actual chips. The procedure, which relates the model to the chip being studied, is simple; one or more fabricated chip lots must be tested by a few preliminary test patterns. Once the model is characterized, the required value of fault coverage can be easily determined for any given field reject rate. The main advantage of such a model is that it adapts itself to the various characteristics of the chip (technology, feature size, manufacturing environment, etc.) and the fault model (e.g., stuck-type faults). As an example, the technique was applied to an LSI circuit; realistic results were obtained.Keywords
This publication has 11 references indexed in Scilit:
- Physical Versus Logical Fault Models MOS LSI Circuits: Impact on Their TestabilityIEEE Transactions on Computers, 1980
- Fault Coverage in Digital Integrated CircuitsBell System Technical Journal, 1978
- Fault Modeling and Logic Simulation of CMOS and MOS Integrated CircuitsBell System Technical Journal, 1978
- Diagnosis & Reliable Design of Digital SystemsPublished by Springer Nature ,1976
- Analysis of actual fault mechanisms in CMOS logic gatesPublished by Association for Computing Machinery (ACM) ,1976
- On a composite model to the IC yield problemIEEE Journal of Solid-State Circuits, 1975
- Use of power transformations to model the yield of IC's as a function of active circuit areaPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1975
- LAMP: System DescriptionBell System Technical Journal, 1974
- Defect density distribution for LSI yield calculationsIEEE Transactions on Electron Devices, 1973
- Cost-size optima of monolithic integrated circuitsProceedings of the IEEE, 1964