Approaching a nanosecond: a 32 bit adder

This publication has 5 references indexed in Scilit:

• A 3.1ns 32b Cmos Adder In Multiple Output Domino Logic
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1988
• Design and fabrication of depletion GaAs LSI high-speed 32-bit adder
  IEEE Journal of Solid-State Circuits, 1983
• High-Speed Binary Adder
  IBM Journal of Research and Development, 1981
• Conditional-Sum Addition Logic
  IEEE Transactions on Electronic Computers, 1960
• A One-Microsecond Adder Using One-Megacycle Circuitry
  IEEE Transactions on Electronic Computers, 1956