High level synthesis of pipelined instruction set processors and back-end compilers
- 2 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 135-140
- https://doi.org/10.1109/dac.1992.227847
Abstract
The authors propose a synthesis methodology for high-performance pipelined instruction set processors. Designing instruction set processors and constructing their compilers are mutually dependent tasks. Piper is a high level synthesis tool of the Advanced Design Automation System (ADAS) which controls the hardware-software interactions at the micro-architecture level. The key function of Piper is to perform pipeline scheduling with any fixed instruction-latency, and generate a reorder table for a back-end compiler to resolve potential pipeline hazards existing in the design. Models for performance and cost of both hardware and software are developed to characterize the design space. A synthesis example of a simple instruction set processor illustrates Piper's synthesis capabilities and how the performance and cost of hardware and software are estimated.Keywords
This publication has 10 references indexed in Scilit:
- Application-driven design automation for microprocessor designPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Architecture synthesis of high-performance application-specific processorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Scheduling for functional pipelining and loop windingPublished by Association for Computing Machinery (ACM) ,1991
- The high-level synthesis of digital systemsProceedings of the IEEE, 1990
- An efficient microcode compiler for application specific DSP processorsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1990
- Force-directed scheduling for the behavioral synthesis of ASICsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
- Sehwa: a software package for synthesis of pipelines from behavioral specificationsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
- A Formal Framework for the Derivation of Machine-Specific OptimizersACM Transactions on Programming Languages and Systems, 1983
- Table-Driven Code GenerationComputer, 1980
- Automatic Derivation of Code Generators from Machine DescriptionsACM Transactions on Programming Languages and Systems, 1980