Half-micron CMOS on ultra-thin silicon on insulator
- 7 January 2003
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
A 0.5- mu m CMOS technology on ultrathin SIMOX SOI (silicon-on-insulator) material with silicon film thickness of 80 nm is studied. When compared with bulk devices the SOI NMOS devices showed a slightly reduced current-drive-capability, a small negative differential output conductance at high gate bias, and a strongly reduced breakdown voltage. Floating-substrate effects remain significant even for SOI devices on ultrathin material. The hot-carrier degradation of the SOI NMOS devices was significantly enhanced by electron injection in the buried oxide layer. The performance of ring oscillators on SOI material was excellent. Furthermore, fully functional 2K SRAM circuits were fabricated. The main advantages of ultrathin-film SOI seem to be the improved circuit properties and the simplified fabrication technology. The reduction of the floating-body effects in the devices on ultrathin-film SOI is required to make SOI a competitor to bulk material for future deep submicron CMOS.Keywords
This publication has 7 references indexed in Scilit:
- A comparison of fully depleted SOI-CMOS transistors in FIPOS and SIMOX substratesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Explanation for the Negative Differential Resistance in SOI-MOSFETsPublished by Springer Nature ,1989
- CMOS devices and circuits made in lamp-ZMR SOI filmsMicroelectronic Engineering, 1988
- Single-transistor latch in SOI MOSFETsIEEE Electron Device Letters, 1988
- DEVICE CHARACTERISATION OF A HIGH DENSITY HALF-MICRON CMOS PROCESSLe Journal de Physique Colloques, 1988
- Hot-electron effects in Silicon-on-insulator n-channel MOSFET'sIEEE Transactions on Electron Devices, 1987
- Subthreshold slope of thin-film SOI MOSFET'sIEEE Electron Device Letters, 1986