Fault simulation of linear analog circuits
- 1 November 1993
- journal article
- Published by Springer Nature in Journal of Electronic Testing
- Vol. 4 (4) , 345-360
- https://doi.org/10.1007/bf00972159
Abstract
No abstract availableKeywords
This publication has 12 references indexed in Scilit:
- CONCURRENT ERROR DETECTION IN LINEAR ANALOG AND SWITCHED-CAPACITOR STATE VARIABLE SYSTEMS USING CONTPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Behavioral modeling of analog blocks using the Saber simulatorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- DCIATP-an iterative analog circuit test generation program for generating DC single pattern testsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- iMACSIM: a program for multi-level analog circuit simulationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Probabilistic measures of fault equivalence in mixed-signal systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A design-for-test methodology for active analog filtersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Asymptotic waveform evaluation for timing analysisIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1990
- Detection of catastrophic faults in analog integrated circuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
- FSPICE: a tool for fault modelling in MOS circuitsIntegration, 1985
- Inductive Fault Analysis of MOS Integrated CircuitsIEEE Design & Test of Computers, 1985