Performance/Watt
- 1 November 2005
- journal article
- Published by Association for Computing Machinery (ACM) in ACM SIGARCH Computer Architecture News
- Vol. 33 (4) , 5-13
- https://doi.org/10.1145/1105734.1105737
Abstract
Transaction processing has emerged as the killer application for commercial servers. Most servers are engaged in transactional workloads such as processing search requests, serving middleware, evaluating decisions, managing databases, and powering online commerce. Currently, commercial servers are built from one or more high-performance superscalar processors. However, commercial server applications exhibit high cache miss rates, large memory footprints, and low instruction level parallelism (ILP), which leads to poor utilization on traditional ILP-focused superscalar processors [11]. In addition, these ILP-focused processors have been primarily optimized to deliver maximum performance by employing high clock rates and large amounts of speculation. As a result, we are now at the point where the performance/Watt of subsequent generations of traditional ILP-focused processors on server workloads has been flat [4] or even decreasing. The lack of increase in processor performance/Watt, coupled with the continued decrease in server hardware acquisition costs and likely increases in future power and cooling costs is leading to a situation where total cost of server ownership will soon be predominately determined by power [4]. In this paper, we argue that attacking thread-level parallelism (TLP) via a large number of simple cores on a chip multiprocessor (CMP) leads to much better performance/Watt for server workloads. As a case study, we compare Sun's TLP-oriented Niagara processor against the ILP-oriented dual-core Pentium Extreme Edition from Intel, showing that the Niagara processor has a significant performance/Watt advantage for throughput-oriented server applications.Keywords
This publication has 12 references indexed in Scilit:
- The Price of PerformanceQueue, 2005
- High-Performance Throughput ComputingIEEE Micro, 2005
- Niagara: A 32-Way Multithreaded Sparc ProcessorIEEE Micro, 2005
- Design and implementation of the POWER5™ microprocessorPublished by Association for Computing Machinery (ACM) ,2004
- Transient-fault recovery using simultaneous multithreadingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A performance methodology for commercial serversIBM Journal of Research and Development, 2000
- PiranhaPublished by Association for Computing Machinery (ACM) ,2000
- Improving data cache performance by pre-executing instructions under a cache missPublished by Association for Computing Machinery (ACM) ,1997
- Simultaneous multithreadingPublished by Association for Computing Machinery (ACM) ,1995
- InterleavingPublished by Association for Computing Machinery (ACM) ,1994